Hi,
In the SDG of Xeon Phi, it says the access time of L1 and L2 cache in terms of 'raw latency'. It is 1 cycle for the L1 cache and 11 cycles for the L2 cache. I wonder what does the 'raw latency' mean? And what's the difference from the 'real latency' seen by us programmers?
Jianbin